DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing

Authors:
Venkatraman Govindaraju;Chen-Han Ho;Tony Nowatzki;Jatin Chhugani;Nadathur Satish;Karthikeyan Sankaralingam;Changkyu Kim
Affiliations:
University of Wisconsin–Madison;University of Wisconsin–Madison;University of Wisconsin–Madison;Intel;Intel;University of Wisconsin–Madison;Intel
Venue:
IEEE Micro
Year:
2012

Citing 0
Cited 5

A general constraint-centric scheduling framework for spatial architectures

Proceedings of the 34th ACM SIGPLAN conference on Programming language design and implementation
Convolution engine: balancing efficiency & flexibility in specialized computing

Proceedings of the 40th Annual International Symposium on Computer Architecture
Constraint centric scheduling guide

ACM SIGARCH Computer Architecture News
Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
Ingredients of adaptability: a survey of reconfigurable processors

VLSI Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

The DySER (Dynamically Specializing Execution Resources) architecture supports both functionality specialization and parallelism specialization. By dynamically specializing frequently executing regions and applying parallelism mechanisms, DySER provides efficient functionality and parallelism specialization. It outperforms an out-of-order CPU, Streaming SIMD Extensions (SSE) acceleration, and GPU acceleration while consuming less energy. The full-system field-programmable gate array (FPGA) prototype of DySER integrated into OpenSparc demonstrates a practical implementation.