OpenMP-based Synergistic Parallelization and HW Acceleration for On-Chip Shared-Memory Clusters

Authors:
Paolo Burgio;Andrea Marongiu;Dominique Heller;Cyrille Chavet;Philippe Coussy;Luca Benini
Affiliations:
-;-;-;-;-;-
Venue:
DSD '12 Proceedings of the 2012 15th Euromicro Conference on Digital System Design
Year:
2012

Citing 0
Cited 2

Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters

Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
A variability-aware OpenMP environment for efficient execution of accuracy-configurable computation on shared-FPU processor clusters

Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern embedded MPSoC designs increasingly couple hardware accelerators to processing cores to trade between energy efficiency and platform specialization. To assist effective design of such systems there is the need on one hand for clear methodologies to streamline accelerator definition and instantiation, on the other for architectural templates and run-time techniques that minimize processors-to-accelerator communication costs. In this paper we present an architecture featuring tightly-coupled processors and accelerators, with zero-copy communication. Efficient programming is supported by an extended OpenMP programming model, where custom directives allow to specialize code regions for execution on parallel cores, accelerators, or a mix of the two. Our integrated approach enables fast yet accurate exploration of accelerator-based HW and SW architectures.