ASICs for a high performance multi processor systemfor photo-realistic image synthesis

Authors:
Peter De Vijt;Luc Claesen;Hugo De Man
Affiliations:
-;-;-
Venue:
EGGH'92 Proceedings of the Seventh Eurographics conference on Graphics Hardware
Year:
1992

Citing 4
Cited 0

Multiprocessor ray tracing

Computer Graphics Forum
The Feasibility of a VLSI Chip for Ray Tracing Bicublic Patches

IEEE Computer Graphics and Applications
Ray tracing rational B-spline patches in VLSI

Advances in computer graphics hardware II
VLSI Chip for Ray Tracing Bicubic Patches

Advances in Computer Graphics Hardware I (Eurographics'86 Workshop)

Quantified Score

Hi-index	0.00

Visualization

Abstract

A number of ASIC architectures are presented to build a system for fast photorealistic rendering of complex images. Both ray tracing and radiosity algorithms can be used. The system consists of a number of custom and general purpose processors that communicate through a serial interface. The scene database is split into three disjoint data sets. Rays are passed between processors. The load is dynamically balanced by means of a load balancing processor. Fine grain and coarse grain parallelism are exploited.