Hardware performance optimization and evaluation of SM3 hash algorithm on FPGA

Authors:
Yuan Ma;Luning Xia;Jingqiang Lin;Jiwu Jing;Zongbin Liu;Xingjie Yu
Affiliations:
State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China,Graduate University of Chinese Academy of Sciences, Beijing, China;State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China;State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China;State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China;State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China;State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China,Graduate University of Chinese Academy of Sciences, Beijing, China
Venue:
ICICS'12 Proceedings of the 14th international conference on Information and Communications Security
Year:
2012

Citing 7
Cited 0

Implementation of the SHA-2 Hash Family Standard Using FPGAs

The Journal of Supercomputing
Quasi-Pipelined Hash Circuits

ARITH '05 Proceedings of the 17th IEEE Symposium on Computer Arithmetic
Optimisation of the SHA-2 Family of Hash Functions on FPGAs

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications

The Journal of Supercomputing
Cost-efficient SHA hardware accelerators

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Improving SHA-2 hardware implementations

CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Optimizing SHA-1 hash function for high throughput with a partial unrolling study

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Hash algorithms are widely used for data integrity and authenticity. Chinese government recently published a standard hash algorithm, SM3, which is highly recommended for commercial applications. However, little research of SM3 implementation has been published. We find that the existing optimization techniques cannot be adopted to SM3 efficiently, due to the complex computation and strong data dependency. In this paper, we present our novel optimization techniques: shift initialization and SRL-based implementation. Based on the techniques, we propose two architectures: compact design and high-throughput design, both of which significantly improve the performance on FPGA. As far as we know, our work is the first one to evaluate SM3 hardware performance. The evaluation result suggests that SM3 with low area and high efficiency is suitable for hardware implementations, especially for those resource-limited platforms.