Exploiting reuse information to reduce refresh energy in on-chip eDRAM caches

Authors:
Alejandro Valero;Julio Sahuquillo;Salvador Petit;José Duato
Affiliations:
Universitat Politècnica de València, Valencia, Spain;Universitat Politècnica de València, Valencia, Spain;Universitat Politècnica de València, Valencia, Spain;Universitat Politècnica de València, Valencia, Spain
Venue:
Proceedings of the 27th international ACM conference on International conference on supercomputing
Year:
2013

Citing 3
Cited 1

Reducing cache power with low-cost, multi-bit error-correcting codes

Proceedings of the 37th annual international symposium on Computer architecture
Implementing a hybrid SRAM / eDRAM NUCA architecture

HIPC '11 Proceedings of the 2011 18th International Conference on High Performance Computing
Combining recency of information with selective random and a victim cache in last-level caches

ACM Transactions on Architecture and Code Optimization (TACO)

Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work introduces a novel refresh mechanism that leverages reuse information to decide which blocks should be refreshed in an energy-aware eDRAM last-level cache. Experimental results show that, compared to a conventional eDRAM cache, the energy-aware approach achieves refresh energy savings up to 71%, while the reduction on the overall dynamic energy is by 65% with negligible performance losses.