Design of allpass variable fractional delay filter with signed powers-of-two coefficients

Authors:
Changjun Yu;Kok Lay Teo;Hai Huyen Dam
Affiliations:
-;-;-
Venue:
Signal Processing
Year:
2014

Citing 7
Cited 0

Optimal Left-to-Right Binary Signed-Digit Recoding

IEEE Transactions on Computers - Special issue on computer arithmetic
Minimax phase error design of allpass variable fractional-delay digital filters by iterative weighted least-squares method

Signal Processing
Generalized WLS method for designing all-pass variable fractional-delay digital filters

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Minimax design of low-complexity allpass variable fractional-delay digital filters

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Applications of simulated annealing for the design of specialdigital filters

IEEE Transactions on Signal Processing
A Discrete Filled Function Method for the Design of FIR Filters With Signed-Powers-of-Two Coefficients

IEEE Transactions on Signal Processing
Design of Allpass Variable Fractional Delay Filter

IEEE Transactions on Signal Processing

Quantified Score

Hi-index	0.08

Visualization

Abstract

This paper investigates the optimal design of allpass variable fractional delay (VFD) filters with coefficients expressed as sums of signed powers-of-two terms, where the weighted integral squared error is the cost function to be minimized. The design can be classified as an integer programming problem. To solve this problem, a new procedure is proposed to generate a reduced discrete search region to decrease the computational complexity. A new exact penalty function method is developed to solve the optimal design problem for allpass VFD filter with signed powers-of-two coefficients. Design examples show that the proposed method can achieve a higher accuracy when compared with the quantization method.