A hardware accelerator for Particle Swarm Optimization

Authors:
Rogério M. Calazan;Nadia Nedjah;Luiza M. Mourelle
Affiliations:
Post-Graduate Program of Electronics Engineering, Faculty of Engineering, State University of Rio de Janeiro, Rio de Janeiro, Brazil;Post-Graduate Program of Electronics Engineering, Faculty of Engineering, State University of Rio de Janeiro, Rio de Janeiro, Brazil;Post-Graduate Program of Electronics Engineering, Faculty of Engineering, State University of Rio de Janeiro, Rio de Janeiro, Brazil
Venue:
Applied Soft Computing
Year:
2014

Citing 5
Cited 0

Fundamentals of Computational Swarm Intelligence

Fundamentals of Computational Swarm Intelligence
Accelerating the performance of particle swarm optimization for embedded applications

CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Multi-Objective Swarm Intelligent Systems: Theory & Experiences

Multi-Objective Swarm Intelligent Systems: Theory & Experiences
Parallel co-processor for PSO

International Journal of High Performance Systems Architecture
Swarm grid: a proposal for high performance of parallel particle swarm optimization using GPGPU

ICCSA'12 Proceedings of the 12th international conference on Computational Science and Its Applications - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Particle Swarm Optimization or PSO is a heuristic based on a population of individuals, in which the candidates for a solution of the problem at hand evolve through a simulation process of a social adaptation simplified model. Combining robustness, efficiency and simplicity, PSO has gained great popularity as many successful applications are reported. The algorithm has proven to have several advantages over other algorithms that based on swarm intelligence principles. The use of PSO solving problems that involve computationally demanding functions often results in low performance. In order to accelerate the process, one can proceed with the parallelization of the algorithm and/or map it directly onto hardware. This paper presents a novel massively parallel coprocessor for PSO implemented using reconfigurable hardware. The implementation results show that the proposed architecture is up to 135x and not less than 20x faster in terms of optimization time when compared to the direct software execution of the algorithm. Both the accelerator and the processor used to run the software version are mapped into FPGA reconfigurable hardware.