A Compact Four-Quadrant Floating-Gate MOS Multiplier
Analog Integrated Circuits and Signal Processing
Single DDCC Biquads with High Input Impedance and Minimum Number of Passive Elements
Analog Integrated Circuits and Signal Processing
Universal voltage-mode filter using only plus-type DDCCs
Analog Integrated Circuits and Signal Processing
Low Power and Low Voltage Circuit Design with the FGMOS Transistor (Iee Circuits, Devices & Systems)
Low Power and Low Voltage Circuit Design with the FGMOS Transistor (Iee Circuits, Devices & Systems)
A highly linear bulk-driven CMOS OTA for continuous-time filters
Analog Integrated Circuits and Signal Processing
Single DDCC-Based Voltage-Mode Multifunction Filter
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Designing an ultralow-voltage phase-locked loop using a bulk-driven technique
IEEE Transactions on Circuits and Systems II: Express Briefs
Single-pair bulk-driven CMOS input stage: A compact low-voltage analog cell for scaled technologies
Integration, the VLSI Journal
Analog Integrated Circuits and Signal Processing
Novel low-voltage low-power high-precision CCII± based on bulk-driven folded cascode OTA
Microelectronics Journal
Novel low-voltage ultra-low-power DVCC based on floating-gate folded cascode OTA
Microelectronics Journal
Transconductance enhancement in bulk-driven input stages and its applications
Analog Integrated Circuits and Signal Processing
Quasi-floating gate MOSFET based low voltage current mirror
Microelectronics Journal
Low-voltage bulk-driven rectifier for biomedical applications
Microelectronics Journal
Design of micropower class AB transconductors: A systematic approach
Microelectronics Journal
| Hi-index | 0.00 |
Enhancing the performances of analog circuits with sub-volt supplies becomes a great challenge for circuit designers. Techniques such as bulk-driven (BD) and quasi-floating gate (QFG) count among the suitable ones for ultra-low voltage (ULV) operation capability with extended input voltage range and simple CMOS circuitry. However, in comparison to the conventional gate-driven (GD) MOS transistor (MOST), these techniques suffer from several disadvantages such as low transconductance value and bandwidth that limit their applicability for some applications. Therefore, the idea of merging the BD and QFG techniques to eliminate their drawbacks appears as efficacious solution. This new merging is named bulk-driven quasi-floating gate (BD-QFG)^* technique and in order to demonstrate its advantages in compassion to BD and QFG ones, this paper presents a comparison study of three ULV differential difference current conveyor (DDCC) blocks based on BD, QFG and BD-QFG techniques. The significant increment of the transconductance and the bandwidth values of the BD-QFG are clearly observed. The proposed CMOS structures of the DDCCs work at +/-300mV supply voltage and 18.5@?W power consumption. The simulation results using 0.18@?m CMOS n-Well process from TSMC show the features of the proposed circuits.