A CMOS continuous-time field programmable analog array

Authors:
C. A. Looby;C. Lyden
Affiliations:
National Microelectronics Research Centre, University College, Cork, Ireland;National Microelectronics Research Centre, University College, Cork, Ireland
Venue:
FPGA '97 Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays
Year:
1997

Citing 3
Cited 2

A dynamically configurable architecture for prototyping analog circuits

Proceedings of the fifth MIT conference on Advanced research in VLSI
A field-programmable mixed-analog-digital array

FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Design and implementation of a field programmable analogue array

Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays

Layout tools for analog ICs and mixed-signal SoCs: a survey

ISPD '00 Proceedings of the 2000 international symposium on Physical design
A continuous-time hierarchical field programmable analogue array for rapid prototyping and hierarchical approach to analogue systems design

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design

Quantified Score

Hi-index	0.01

Visualization

Abstract

A circuit design for a Field Programmable Analog Array is presented which improves accuracy and repeatability compared to previous designs. Controlled by a configuration register, continuous-time signals are routed among programmable analog blocks to implement the user's chosen circuit. The configurable connections are realized by CMOS switches and a new innovation is that these are either buffered or nulled to cancel parasitic error. The function blocks are Op-Amps combined with passive networks which allow programmable transfer functions with accuracy insensitive to variations in process parameters and environment. The intended application area is the rapid development of analog circuits which are presently prototyped by PCBs stuffed with Op-Amp and passive components. The concept has been demonstrated on a CMOS IC and the resulting performance shows the feasibility of this approach to general purpose FPAA technology.