Analysis of fault tolerant multiprocessor architectures for lock engine design

  • Authors:
  • B. R. Iyer;P. S. Yu;L. Donatiello

  • Affiliations:
  • -;-;-

  • Venue:
  • Computer Systems Science and Engineering
  • Year:
  • 1987

Quantified Score

Hi-index 0.00

Visualization

Abstract