A floating-gate MOS implementation of resistive fuse

Authors:
T. Sawaji;T. Sakai;H. Nagai;T. Matsumoto
Affiliations:
-;-;-;-
Venue:
Neural Computation
Year:
1998

Citing 3
Cited 2

Visual reconstruction

Visual reconstruction
Realization of the “weak rod” by a double layer parallel network

Neural Computation
A massively parallel resistive network for “weak rod”: a double-layer architecture with nearest-neighbor connections

Neural Networks

A Scalable Switched Capacitor Realization of the Resistive Fuse Network

Analog Integrated Circuits and Signal Processing
Coarse image region segmentation using region-and boundary-based coupled MRF models and their PWM VLSI implementation

IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract