Low-Power CMOS Analog Signal Processing Using Spatial Mapping

Authors:
Sigbjørn Næss;Tor Sverre Lande
Affiliations:
Micro-electronics Group, Department of Informatics, University of Oslo, Norway. E-mail: sigbjorn@ifi.uio.no;Micro-electronics Group, Department of Informatics, University of Oslo, Norway. E-mail: bassen@ifi.uio.no
Venue:
Analog Integrated Circuits and Signal Processing - Special issue on selected papers from the 1997 NORCHIP conference
Year:
1999

Citing 3
Cited 0

Analog VLSI and neural systems

Analog VLSI and neural systems
Analog and Digital Signal Processing

Analog and Digital Signal Processing
Analogue Neural VLSI: A Pulse Stream Approach

Analogue Neural VLSI: A Pulse Stream Approach

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a low-power analog circuit for signal processing on pulse coded signals using spatial mapping. By successively delaying a periodic pulse train, and correlating delayed copies of the input signal with the input signal itself, the frequency component(s) are mapped spatially to output signals. The single delay line structure is then extended to a parallel structure with redundancy. In this way, we improve the signal-to-noise ratio. The design has been simulated and fabricated, and both simulation measurement results are presented, indicating the feasibility of the proposed methods.