Designing power efficient hypermedia processors

Authors:
Chunho Lee;Johnson Kin;Miodrag Potkonjak;William H. Mangione-Smith
Affiliations:
Department of Computer Science, University of California, Los Angeles, CA;Department of Electrical Engineering, University of California, Los Angeles, CA;Department of Computer Science, University of California, Los Angeles, CA;Department of Electrical Engineering, University of California, Los Angeles, CA
Venue:
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Year:
1999

A VLIW architecture for a trace scheduling compiler

ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
Reflections on NoteCards: seven issues for the next generation of hypermedia systems

Communications of the ACM
IMPACT: an architectural framework for multiple-instruction-issue processors

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
The superblock: an effective technique for VLIW and superscalar compilation

The Journal of Supercomputing - Special issue on instruction-level parallelism
Design issues for a Dexter-based hypermedia system

Communications of the ACM
Analytical energy dissipation models for low-power caches

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
The filter cache: an energy efficient memory structure

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture

Synthesis of custom processors based on extensible platforms

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Hi-index	0.00