A rule-based logic circuit synthesis system for CMOS gate arrays

Authors:
Takao Saito;Hiroyuki Sugimoto;Masami Yamazaki;Nobuaki Kawato
Affiliations:
Fujitsu Laborarories Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan;Fujitsu Laborarories Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan;Fujitsu Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan;Fujitsu Laborarories Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan
Venue:
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Year:
1986

Citing 6
Cited 0

Building expert systems

Building expert systems
The VLSI design automation assistant: what's in a knowledge base

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
ALPHA-a high-performance LISP machine equipped with a new stack structure and garbage collection system

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A CAD system for logic design based on frames and demons

DAC '81 Proceedings of the 18th Design Automation Conference
An interactive logic synthesis system based upon AI techniques

DAC '82 Proceedings of the 19th Design Automation Conference
Design and verification of large-scale computers by using DDL

DAC '79 Proceedings of the 16th Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a CMOS gate-array version of Digital System Design Language/Synthesis eXpert (DDL/SX), a rule-based system for logic circuit synthesis. The system inputs technology-independent functional diagrams, and automatically generates conventional technology-dependent logic diagrams in order to eliminate time-consuming and error-prone tasks in logic design. Because the synthesis process was not clear enough to establish a fixed algorithm, a rule-based approach was adopted to develop the system. This approach made it easy to incrementally improve the system's capabilities by adding, modifying, or deleting design knowledge represented as rules. Experimental use of the system revealed that the automatically generated logic design is almost as good as a manual design, and the design time is reduced by a factor of four.