THESIS: the hardware environment for small intelligent systems, for engineering applications

Authors:
K. F. Wong;G. G. Coghill;J. M. Hannah
Affiliations:
Electrical Engineering Department, Edinburgh University, The Kings' Buildings, Mayfield Road, Edinburgh, EH9 3JL, Scotland;Electrical Engineering Department, Edinburgh University, The Kings' Buildings, Mayfield Road, Edinburgh, EH9 3JL, Scotland;Electrical Engineering Department, Edinburgh University, The Kings' Buildings, Mayfield Road, Edinburgh, EH9 3JL, Scotland
Venue:
Proceedings of the 1986 ACM SIGSMALL/PC symposium on Small systems
Year:
1986

Citing 3
Cited 0

A real-time garbage collector based on the lifetimes of objects

Communications of the ACM
List processing in real time on a serial computer

Communications of the ACM
Bit-Slice Microprocessor Design

Bit-Slice Microprocessor Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

System size, lack of standards and poor real time response have prevented the widespread acceptance of AI techniques in engineering applications. By tailoring the hardware configuration specifically for applications and by utilising an accepted bus standard, improved performance may be achieved. In this paper, the above approach is justified through the explanation of the principles of a hardware system, named The Hardware Environment for Small Intelligent Systems (THESIS) which is currently under development in Edinburgh University.