Determining optimal lot-size for a semiconductor back-end factory

Authors:
Juergen Potoradi;Gerald Winz;Lee Weng Kam
Affiliations:
Infineon Technologies Asia Pacific, 168 Kallang Way, Singapore 349253;Infineon Technologies Asia Pacific, 168 Kallang Way, Singapore 349253;Infineon Technologies (Integrated Circuit) Sdn Bhd, Free Trade Zone, Batu Berendam, Melaka, Malaysia
Venue:
Proceedings of the 31st conference on Winter simulation: Simulation---a bridge to the future - Volume 1
Year:
1999

Citing 3
Cited 5

Supporting manufacturing with simulation: model design, development, and deployment

WSC '96 Proceedings of the 28th conference on Winter simulation
Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing

Proceedings of the 30th conference on Winter simulation
Simulation Modeling and Analysis

Simulation Modeling and Analysis

Simulation based cause and effect analysis of cycle time distribution in semiconductor backend

Proceedings of the 32nd conference on Winter simulation
An agent-based approach for managing symbiotic simulation of semiconductor assembly and test operation

Proceedings of the fourth international joint conference on Autonomous agents and multiagent systems
Symbiotic Simulation Control in Semiconductor Manufacturing

ICCS '08 Proceedings of the 8th international conference on Computational Science, Part III
An optimization framework for waferfab performance enhancement

Proceedings of the 40th Conference on Winter Simulation
Leveraging new SEMI standard to reduce waste and improve flow for semicoductor manufacturing

Robotics and Computer-Integrated Manufacturing

Quantified Score

Hi-index	0.00

Visualization

Abstract