Capacity planning for semiconductor wafer fabrication with time constraints between operations

Authors:
Jennifer K. Robinson;Richard Giglio
Affiliations:
Chance & Robinson, Inc., 7171 Buffalo Speedway #639, Houston, TX;The University of Massachusetts at Amherst, Department of Mechanical and Industrial Engineering, Amherst, MA
Venue:
Proceedings of the 31st conference on Winter simulation: Simulation---a bridge to the future - Volume 1
Year:
1999

Citing 5
Cited 3

Fundamentals of queueing theory (2nd ed.).

Fundamentals of queueing theory (2nd ed.).
Empirical evaluation of a queueing network model for semiconductor wafer fabrication

Operations Research
Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing

Proceedings of the 30th conference on Winter simulation
Integrating targeted cycle-time reduction into the capital planning process

Proceedings of the 30th conference on Winter simulation
Graphical Simulation Modeling and Analysis: Using SIGMA for Windows

Graphical Simulation Modeling and Analysis: Using SIGMA for Windows

Sizing a pilot production line using simulation

Proceedings of the 33nd conference on Winter simulation
Dynamic production control in parallel processing systems under process queue time constraints

Computers and Industrial Engineering
Scheduling jobs with time constraints between consecutive process steps in semiconductor manufacturing

Proceedings of the Winter Simulation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract