PIPE: a high performance VLSI processor implementation

Authors:
G. L. Craig;J. R. Goodman;R. H. Katz;A. R. Pleszkun;K. Ramachandran;J. Sayah;J. E. Smith
Affiliations:
Univ. of Wisconsin, Madison;Univ. of Wisconsin, Madison;Univ. of California, Berkeley;Univ. of Wisconsin, Madison;Georgia Institute of Technology, Atlanta;Univ. of Wisconsin, Madison;Univ. of Wisconsin, Madison
Venue:
Advances in VLSI and Computer Systems
Year:
1987

Architecture and compiler tradeoffs for a long instruction wordprocessor

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
MISC: a Multiple Instruction Stream Computer

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Techniques for extracting instruction level parallelism on MIMD architectures

MICRO 26 Proceedings of the 26th annual international symposium on Microarchitecture

Hi-index	0.00