Multiple-banked register file architectures
Proceedings of the 27th annual international symposium on Computer architecture
Reducing the complexity of the register file in dynamic superscalar processors
Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Register port complexity reduction in wide-issue processors with selective instruction execution
Microprocessors & Microsystems
High-bandwidth Address Generation Unit
Journal of Signal Processing Systems
Hi-index | 0.00 |