Optimizing software performance for IP frame reassembly in an integrated architecture

Authors:
Peter M. Ewert;Naraig Manjikian
Affiliations:
Dept. of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada K7L 3N6;Dept. of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada K7L 3N6
Venue:
Proceedings of the 2nd international workshop on Software and performance
Year:
2000

Citing 8
Cited 0

Data and computer communications (5th ed.)

Data and computer communications (5th ed.)
The SimpleScalar tool set, version 2.0

ACM SIGARCH Computer Architecture News
A two-step computation of cyclic redundancy code CRC-32 for ATM networks

IBM Journal of Research and Development
A parallel embedded-processor architecture for ATM reassembly

IEEE/ACM Transactions on Networking (TON)
A performance comparison of contemporary DRAM architectures

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
The 100-million transistor IC

IEEE Spectrum
A Case for Intelligent RAM

IEEE Micro
Architectural Considerations for CPU and Network Interface Integration

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract