Hierarchical computation of 3-D interconnect capacitance using direct boundary element method

Authors:
Jiangchun Gu;Zeyi Wang;Xianlong Hong
Affiliations:
Department of Computer Science and Technology, Tsinghua University, Beijing 100084, P.R. China;Department of Computer Science and Technology, Tsinghua University, Beijing 100084, P.R. China;Department of Computer Science and Technology, Tsinghua University, Beijing 100084, P.R. China
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

IES3: a fast integral equation solver for efficient 3-dimensional extraction

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A fast hierarchical algorithm for 3-D capacitance extraction

DAC '98 Proceedings of the 35th annual Design Automation Conference
Boundary element method macromodels for 2-D hierachical capacitance extraction

DAC '98 Proceedings of the 35th annual Design Automation Conference
A Parallel Multipole Accelerated 3-D Capacitance Simulator Based on an Improved Model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An error indicator and automatic adaptive meshing for electrostatic boundary element simulations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00