Hardware Implementation of Montgomery's Modular Multiplication Algorithm
IEEE Transactions on Computers
VLSI array algorithms and architectures for RSA modular multiplication
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A method for obtaining digital signatures and public-key cryptosystems
Communications of the ACM
Systolic Modular Multiplication
IEEE Transactions on Computers
A Systolic, Linear-Array Multiplier for a Class of Right-Shift Algorithms
IEEE Transactions on Computers
Montgomery Modular Exponentiation on Reconfigurable Hardware
ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
SPV: secure path vector routing for securing BGP
Proceedings of the 2004 conference on Applications, technologies, architectures, and protocols for computer communications
Scalable hardware implementing high-radix Montgomery multiplication algorithm
Journal of Systems Architecture: the EUROMICRO Journal
Making p2p accountable without losing privacy
Proceedings of the 2007 ACM workshop on Privacy in electronic society
Security Analysis of Public-Key Encryption Scheme Based on Neural Networks and Its Implementing
Computational Intelligence and Security
Elliptic Curve Cryptography on FPGA for Low-Power Applications
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
A new modular exponentiation architecture for efficient design of RSA cryptosystem
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SPA resistant elliptic curve cryptosystem using addition chains
International Journal of High Performance Systems Architecture
International Journal of Reconfigurable Computing - Special issue on selected papers from the southern programmable logic conference (SPL2010)
High speed systolic Montgomery modular multipliers for RSA cryptosystems
IMCAS'06 Proceedings of the 5th WSEAS international conference on Instrumentation, measurement, circuits and systems
A high performance ROM-based structure for modular exponentiation
Computers and Electrical Engineering
Parametric encryption hardware design
ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Hi-index | 0.00 |
This paper presents a review of some existing architectures for the implementation of Montgomery modular multiplication and exponentiation on FPGA (Field Programmable Gate Array). Some new architectures are presented, including a pipelined architecture exploiting the maximum carry chain length of the FPGA which is used to implement the modular exponentiation operation required for RSA encryption and decryption. Speed and area comparisons are performed on the optimised designs. The issues of targeting a design specifically for a reconfigurable device are considered, taking into account the underlying architecture imposed by the target technology.