On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors

Authors:
Sang-Jeong Lee;Pen-Chung Yew
Affiliations:
Soonchunhyang Univ., Chungman, Korea;Univ. of Minnesota, Minneapolis
Venue:
IEEE Transactions on Computers - Special issue on the parallel architecture and compilation techniques conference
Year:
2001

Citing 6
Cited 1

Exceeding the dataflow limit via value prediction

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
The predictability of data values

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Highly accurate data value prediction using hybrid predictors

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
The effect of instruction fetch bandwidth on value prediction

Proceedings of the 25th annual international symposium on Computer architecture
Efficacy and Performance Impact of Value Prediction

PACT '98 Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques
On Some Implementation Issues for Value Prediction on Wide-Issue ILP Processors

PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques

Hybrid Load-Value Predictors

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

We study two issues which could affect the performance of value prediction on wide-issue ILP processors. One is the large number of accesses to the value prediction tables needed in each machine cycle and the other is the delay required to update stale values in the value prediction tables. We introduce a prediction value cache (PVC) which augments the instruction cache to hold the prediction values to handle these issues.