Drowsy caches: simple techniques for reducing leakage power

Authors:
Krisztián Flautner;Nam Sung Kim;Steve Martin;David Blaauw;Trevor Mudge
Affiliations:
ARM Ltd, Cambridge, UK;The University of Michigan, Ann Arbor, MI;The University of Michigan, Ann Arbor, MI;The University of Michigan, Ann Arbor, MI;The University of Michigan, Ann Arbor, MI
Venue:
ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Year:
2002

Citing 6
Cited 230

The simulation and evaluation of dynamic voltage scaling algorithms

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
A low power SRAM using auto-backgate-controlled MT-CMOS

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Cache decay: exploiting generational behavior to reduce cache leakage power

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Automatic performance setting for dynamic voltage scaling

Proceedings of the 7th annual international conference on Mobile computing and networking
Adaptive Mode Control: A Static-Power-Efficient Cache Design

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques

Leakage Energy Management in Cache Hierarchies

Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques
Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power

Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques
Compiler-directed instruction cache leakage optimization

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Managing static leakage energy in microprocessor functional units

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
A compiler approach for reducing data cache energy

ICS '03 Proceedings of the 17th annual international conference on Supercomputing
Analyzing Soft Errors in Leakage Optimized SRAM Design

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Leakage power modeling and optimization in interconnection networks

Proceedings of the 2003 international symposium on Low power electronics and design
On load latency in low-power caches

Proceedings of the 2003 international symposium on Low power electronics and design
Exploiting program hotspots and code sequentiality for instruction cache leakage management

Proceedings of the 2003 international symposium on Low power electronics and design
Static energy reduction techniques for microprocessor caches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Tracking object life cycle for leakage energy optimization

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Performance, energy, and reliability tradeoffs in replicating hot cache lines

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Leakage Current: Moore's Law Meets Static Power

Computer
A Low Power Strategy for Future Mobile Terminals

Proceedings of the conference on Design, automation and test in Europe - Volume 1
State-Preserving vs. Non-State-Preserving Leakage Control in Caches

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Making Typical Silicon Matter with Razor

Computer
Leakage Energy Reduction in Register Renaming

ICDCSW '04 Proceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04) - Volume 7
Reducing instruction cache energy consumption using a compiler-based strategy

ACM Transactions on Architecture and Code Optimization (TACO)
Circuit and microarchitectural techniques for reducing cache leakage power

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Coupling compiler-enabled and conventional memory accessing for energy efficiency

ACM Transactions on Computer Systems (TOCS)
Leakage aware dynamic voltage scaling for real-time embedded systems

Proceedings of the 41st annual Design Automation Conference
Speculative software management of datapath-width for energy optimization

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Back-end assignment schemes for clustered multithreaded processors

Proceedings of the 18th annual international conference on Supercomputing
Power-aware compilation for register file energy reduction

International Journal of Parallel Programming - Special issue: Workshop on application specific processors (WASP)
LRU-SEQ: A Novel Replacement Policy for Transition Energy Reduction in Instruction Caches

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Implementing branch-predictor decay using quasi-static memory cells

ACM Transactions on Architecture and Code Optimization (TACO)
Managing standby and active mode leakage power in deep sub-micron design

Proceedings of the 2004 international symposium on Low power electronics and design
Microarchitectural techniques for power gating of execution units

Proceedings of the 2004 international symposium on Low power electronics and design
4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors

Proceedings of the 2004 international symposium on Low power electronics and design
HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction

Proceedings of the 2004 international symposium on Low power electronics and design
Location cache: a low-power L2 cache system

Proceedings of the 2004 international symposium on Low power electronics and design
Soft error and energy consumption interactions: a data cache perspective

Proceedings of the 2004 international symposium on Low power electronics and design
A static and dynamic energy reduction technique for I-cache and BTB in embedded processors

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Profile-based adaptation for cache decay

ACM Transactions on Architecture and Code Optimization (TACO)
Static next sub-bank prediction for drowsy instruction cache

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Loop-based leakage control for branch predictors

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Optimizing Array-Intensive Applications for On-Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
Energy management in software-controlled multi-level memory hierarchies

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
IATAC: a smart predictor to turn-off L2 cache lines

ACM Transactions on Architecture and Code Optimization (TACO)
Skewed caches from a low-power perspective

Proceedings of the 2nd conference on Computing frontiers
Controlling leakage power with the replacement policy in slumberous caches

Proceedings of the 2nd conference on Computing frontiers
Transition aware scheduling: increasing continuous idle-periods in resource units

Proceedings of the 2nd conference on Computing frontiers
Exploiting temporal locality in drowsy cache policies

Proceedings of the 2nd conference on Computing frontiers
Drowsy region-based caches: minimizing both dynamic and static power dissipation

Proceedings of the 2nd conference on Computing frontiers
RG-SRAM: A Low Gate Leakage Memory Design

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
A simple mechanism to adapt leakage-control policies to temperature

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Snug set-associative caches: reducing leakage power while improving performance

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Reducing data cache leakage energy using a compiler-based approach

ACM Transactions on Embedded Computing Systems (TECS)
Exploring the limits of leakage power reduction in caches

ACM Transactions on Architecture and Code Optimization (TACO)
Variable-Based Multi-module Data Caches for Clustered VLIW Processors

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
Optimizing the Thermal Behavior of Subarrayed Data Caches

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Thermal Management of On-Chip Caches Through Power Density Minimization

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Locality analysis to control dynamically way-adaptable caches

MEDEA '04 Proceedings of the 2004 workshop on MEmory performance: DEaling with Applications , systems and architecture
Banked scratch-pad memory management for reducing leakage energy consumption

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Compiler-directed high-level energy estimation and optimization

ACM Transactions on Embedded Computing Systems (TECS)
Prefetching-aware cache line turnoff for saving leakage energy

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Low-leakage robust SRAM cell design for sub-100nm technologies

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Power density minimization for highly-associative caches in embedded processors

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
A Transaction-Level NoC Simulation Platform with Architecture-Level Dynamic and Leakage Energy Models

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Leakage Power Analysis and Reduction for Nanoscale Circuits

IEEE Micro
Activity clustering for leakage management in SPMs

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Memory management challenges in the power-aware computing era

Proceedings of the 5th international symposium on Memory management
Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches

Proceedings of the 33rd annual international symposium on Computer Architecture
Low-power design techniques for scaled technologies

Integration, the VLSI Journal - Special issue: Low-power design techniques
A case for asymmetric-cell cache memories

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM

Proceedings of the 43rd annual Design Automation Conference
Microarchitecture-level leakage reduction with data retention

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A case for a complexity-effective, width-partitioned microarchitecture

ACM Transactions on Architecture and Code Optimization (TACO)
Process variation aware cache leakage management

Proceedings of the 2006 international symposium on Low power electronics and design
Minimizing energy consumption of banked memories using data recomputation

Proceedings of the 2006 international symposium on Low power electronics and design
Investigating cache energy and latency break-even points in high performance processors

MEDEA '06 Proceedings of the 2006 workshop on MEmory performance: DEaling with Applications, systems and architectures
Evaluating instruction cache vulnerability to transient errors

MEDEA '06 Proceedings of the 2006 workshop on MEmory performance: DEaling with Applications, systems and architectures
Power efficient branch prediction through early identification of branch addresses

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Compiler-assisted leakage energy optimization for clustered VLIW architectures

EMSOFT '06 Proceedings of the 6th ACM & IEEE International conference on Embedded software
Heterogeneous way-size cache

Proceedings of the 20th annual international conference on Supercomputing
ZettaRAM: A Power-Scalable DRAM Alternative through Charge-Voltage Decoupling

IEEE Transactions on Computers
Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties

ACM Transactions on Architecture and Code Optimization (TACO)
Trace-based leakage energy optimisations at link time

Journal of Systems Architecture: the EUROMICRO Journal
Reducing branch predictor leakage energy by exploiting loops

ACM Transactions on Embedded Computing Systems (TECS) - SPECIAL ISSUE SCOPES 2005
Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

Proceedings of the 4th international conference on Computing frontiers
Reducing non-deterministic loads in low-power caches via early cache set resolution

Microprocessors & Microsystems
Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA

Proceedings of the conference on Design, automation and test in Europe
Architectural leakage-aware management of partitioned scratchpad memories

Proceedings of the conference on Design, automation and test in Europe
Memory bank aware dynamic loop scheduling

Proceedings of the conference on Design, automation and test in Europe
Locality-driven architectural cache sub-banking for leakage energy reduction

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Cache leakage control mechanism for hard real-time systems

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures

Integration, the VLSI Journal
Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Thermal management of on-chip caches through power density minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache

MEDEA '07 Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture
A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs

MEDEA '07 Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture
Investigating cache energy and latency break-even points in high performance processors

ACM SIGARCH Computer Architecture News
Evaluating instruction cache vulnerability to transient errors

ACM SIGARCH Computer Architecture News
Improving power efficiency of D-NUCA caches

ACM SIGARCH Computer Architecture News
Reducing cache misses through programmable decoders

ACM Transactions on Architecture and Code Optimization (TACO)
On-Demand Solution to Minimize I-Cache Leakage Energy with Maintaining Performance

IEEE Transactions on Computers
Leakage energy reduction in cache memory by data compression

ACM SIGARCH Computer Architecture News - Special issue: ALPS '07---advanced low power systems
Instruction cache leakage reduction by changing register operands and using asymmetric sram cells

Proceedings of the 18th ACM Great Lakes symposium on VLSI
A low-power phase change memory based hybrid cache architecture

Proceedings of the 18th ACM Great Lakes symposium on VLSI
ILP-Based energy minimization techniques for banked memories

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Compiler-guided next sub-bank prediction for reducing instruction cache leakage energy

Journal of Embedded Computing - Embeded Processors and Systems: Architectural Issues and Solutions for Emerging Applications
Power considerations in banked CAMs: a leakage reduction approach

VLSI Design
Row/column redundancy to reduce SRAM leakage in presence of random within-die delay variation

Proceedings of the 13th international symposium on Low power electronics and design
Instruction cache energy saving through compiler way-placement

Proceedings of the conference on Design, automation and test in Europe
Improved Way Prediction Policy for Low-Energy Instruction Caches

ICESS '07 Proceedings of the 3rd international conference on Embedded Software and Systems
Capturing and optimizing the interactions between prefetching and cache line turnoff

Microprocessors & Microsystems
Multiple sleep mode leakage control for cache peripheral circuits in embedded processors

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Direct address translation for virtual memory in energy-efficient embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Leakage minimization of SRAM cells in a dual-V t and Dual-T ox technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Case study of reliability-aware and low-power design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A software technique to improve lifetime of caches containing ultra-leaky SRAM cells caused by within-die Vth variation

Microelectronics Journal
Communication Based Proactive Link Power Management

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Specializing Cache Structures for High Performance and Energy Conservation in Embedded Systems

Transactions on High-Performance Embedded Architectures and Compilers I
A leakage-aware cache sharing technique for low-power chip multi-processors (CMPs) with private L2 caches

Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture
Temperature aware task sequencing and voltage scaling

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Evaluating the effects of cache redundancy on profit

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Adopting the Drowsy Technique for Instruction Caches: A Soft Error Perspective

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Low power and high performance sram design using bank-based selective forward body bias

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches

Transactions on High-Performance Embedded Architectures and Compilers II
Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems

Transactions on High-Performance Embedded Architectures and Compilers II
Techniques for leakage energy reduction in deep submicrometer cache memories

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hybrid cache architecture with disparate memory technologies

Proceedings of the 36th annual international symposium on Computer architecture
PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches

Proceedings of the 36th annual international symposium on Computer architecture
Adapting application execution in CMPs using helper threads

Journal of Parallel and Distributed Computing
Exploration of 3D stacked L2 cache design for high performance and efficient thermal control

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Enabling ultra low voltage system operation by tolerating on-chip cache failures

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Results on leakage power management in scratchpad-based embedded systems

CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
Reducing leakage power with BTB access prediction

Integration, the VLSI Journal
Reducing peak power with a table-driven adaptive processor core

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
An hybrid eDRAM/SRAM macrocell to implement first-level data caches

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Cache partitioning for energy-efficient and interference-free embedded multitasking

ACM Transactions on Embedded Computing Systems (TECS)
Low-power design techniques for scaled technologies

Integration, the VLSI Journal - Special issue: Low-power design techniques
A new approach to minimize leakage power in nano-scale VLSI adder

Proceedings of the International Conference and Workshop on Emerging Trends in Technology
Register file partitioning and recompilation for register file power reduction

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Leakage-saving opportunities in mesh-based massive multi-core architectures

ACM SIGARCH Computer Architecture News
Leveraging high performance data cache techniques to save power in embedded systems

HiPEAC'07 Proceedings of the 2nd international conference on High performance embedded architectures and compilers
Applying decay to reduce dynamic power in set-associative caches

HiPEAC'07 Proceedings of the 2nd international conference on High performance embedded architectures and compilers
Automated power gating of registers using CoDeL and FSM branch prediction

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
Reuse distance based cache leakage control

HiPC'07 Proceedings of the 14th international conference on High performance computing
Compiler-assisted instruction decoder energy optimization for clustered VLIW architectures

HiPC'07 Proceedings of the 14th international conference on High performance computing
Cryptographic side-channels from low-power cache memory

Cryptography and Coding'07 Proceedings of the 11th IMA international conference on Cryptography and coding
Aging effects of leakage optimizations for caches

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Variation-aware software techniques for cache leakage reduction using value-dependence of SRAM leakage due to within-die process variation

HiPEAC'08 Proceedings of the 3rd international conference on High performance embedded architectures and compilers
Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units

Proceedings of the 7th ACM international conference on Computing frontiers
An utilization driven framework for energy efficient caches

HiPC'08 Proceedings of the 15th international conference on High performance computing
Compiler-directed leakage reduction in embedded microprocessors

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Analysis of power-aware buffering schemes in wireless sensor networks

ACM Transactions on Sensor Networks (TOSN)
Way adaptable D-NUCA caches

International Journal of High Performance Systems Architecture
Low power branch prediction for embedded application processors

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Replication-aware leakage management in chip multiprocessors with private L2 cache

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Dynamic indexing: concurrent leakage and aging optimization for caches

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Scan based methodology for reliable state retention power gating designs

Proceedings of the Conference on Design, Automation and Test in Europe
Dynamic, non-linear cache architecture for power-sensitive mobile processors

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Design exploration of hybrid caches with disparate memory technologies

ACM Transactions on Architecture and Code Optimization (TACO)
Power and performance aware reconfigurable cache for CMPs

Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies
Reducing functional unit power consumption and its variation using leakage sensors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Leakage-efficient design of value predictors through state and non-state preserving techniques

The Journal of Supercomputing
Leakage-aware multiprocessor scheduling for low power

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Compiler-assisted power optimization for clustered VLIW architectures

Parallel Computing
Two fast methods for estimating the minimum standby supply voltage for large SRAMs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Register file partitioning and compiler support for reducing embedded processor power consumption

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SRAM leakage reduction by row/column redundancy under random within-die delay variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Location cache design and performance analysis for chip multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Compiler-guided leakage optimization for banked scratch-pad memories

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Soft errors issues in low-power caches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A framework for power-gating functional units in embedded microprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Saving register-file static power by monitoring instruction sequence in ROB

Journal of Systems Architecture: the EUROMICRO Journal
Buffering of frequent accesses for reduced cache aging

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Power-aware dynamic cache partitioning for CMPs

Transactions on high-performance embedded architectures and compilers III
Software-level instruction-cache leakage reduction using value-dependence of SRAM leakage in nanometer technologies

Transactions on high-performance embedded architectures and compilers III
An enhanced canary-based system with BIST for SRAM standby power reduction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
EnerJ: approximate data types for safe and general low-power computation

Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation
Soft error benchmarking of L2 caches with PARMA

Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems
Soft error benchmarking of L2 caches with PARMA

ACM SIGMETRICS Performance Evaluation Review - Performance evaluation review
Power gating strategies on GPUs

ACM Transactions on Architecture and Code Optimization (TACO)
Using branch prediction information for near-optimal i-cache leakage

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Trace-Based data cache leakage reduction at link time

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
An architectural leakage power reduction method for instruction cache in ultra deep submicron microprocessors

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Efficient system-on-chip energy management with a segmented bloom filter

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Performance implications of failures in large-scale cluster scheduling

JSSPP'04 Proceedings of the 10th international conference on Job Scheduling Strategies for Parallel Processing
Beyond basic region caching: specializing cache structures for high performance and energy conservation

HiPEAC'05 Proceedings of the First international conference on High Performance Embedded Architectures and Compilers
Bandwidth-aware reconfigurable cache design with hybrid memory technologies

Proceedings of the International Conference on Computer-Aided Design
Static noise margin analysis of sub-threshold SRAM cells in deep sub-micron technology

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Hot-and-Cold: using criticality in the design of energy-efficient caches

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems
An innovative instruction cache for embedded processors

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
FPGAs for improved energy efficiency in processor based systems

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Cache leakage management for multi-programming workloads

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
SRAM CP: a charge recycling design schema for SRAM

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Communication based proactive link power management

Transactions on High-Performance Embedded Architectures and Compilers IV
Recent thermal management techniques for microprocessors

ACM Computing Surveys (CSUR)
Link-time optimization for power efficiency in a tagless instruction cache

CGO '11 Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization
ADAM: an efficient data management mechanism for hybrid high and ultra-low voltage operation caches

Proceedings of the great lakes symposium on VLSI
Improving energy efficiency for mobile platforms by exploiting low-power sleep states

Proceedings of the 9th conference on Computing Frontiers
Compiler-assisted energy optimization for clustered VLIW processors

Journal of Parallel and Distributed Computing
UniFI: leveraging non-volatile memories for a unified fault tolerance and idle power management technique

Proceedings of the 26th ACM international conference on Supercomputing
Energy-optimal caches with guaranteed lifetime

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Design space exploration of workload-specific last-level caches

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Something old and something new: P-states can borrow microarchitecture techniques too

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
TARDIS: time and remanence decay in SRAM to implement secure protocols on embedded devices without clocks

Security'12 Proceedings of the 21st USENIX conference on Security symposium
Leakage energy reduction in cache memory by software self-invalidation

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture
Dynamic last-level cache allocation to reduce area and power overhead in directory coherence protocols

Euro-Par'12 Proceedings of the 18th international conference on Parallel Processing
AFReP: application-guided function-level registerfile power-gating for embedded processors

Proceedings of the International Conference on Computer-Aided Design
Power devil: tool for power gating strategy selection

Proceedings of the 10th Workshop on Optimizations for DSP and Embedded Systems
Performance and energy efficiency analysis of data reuse transformation methodology on multicore processor

Euro-Par'12 Proceedings of the 18th international conference on Parallel processing workshops
DRV-Fingerprinting: using data retention voltage of SRAM cells for chip identification

RFIDSec'12 Proceedings of the 8th international conference on Radio Frequency Identification: security and privacy issues
Reuse-based online models for caches

Proceedings of the ACM SIGMETRICS/international conference on Measurement and modeling of computer systems
A survey on cache tuning from a power/energy perspective

ACM Computing Surveys (CSUR)
Combating NBTI-induced aging in data caches

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
MALEC: a multiple access low energy cache

Proceedings of the Conference on Design, Automation and Test in Europe
Test solution for data retention faults in low-power SRAMs

Proceedings of the Conference on Design, Automation and Test in Europe
Efficient cache architectures for reliable hybrid voltage operation using EDC codes

Proceedings of the Conference on Design, Automation and Test in Europe
D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory

Proceedings of the Conference on Design, Automation and Test in Europe
Dynamic voltage and frequency scaling for shared resources in multicore processor designs

Proceedings of the 50th Annual Design Automation Conference
Variation trained drowsy cache (VTD-Cache): a history trained variation aware drowsy cache for fine grain voltage scaling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Impact on performance and energy of the retention time and processor frequency in L1 macrocell-based data caches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design space exploration of FinFET cache

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Application-specific memory partitioning for joint energy and lifetime optimization

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Leakage energy estimates for HPC applications

E2SC '13 Proceedings of the 1st International Workshop on Energy Efficient Supercomputing
Application-aware adaptive cache architecture for power-sensitive mobile processors

ACM Transactions on Embedded Computing Systems (TECS)
Warped gates: gating aware scheduling and power gating for GPGPUs

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
DESC: energy-efficient data exchange using synchronized counters

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.01

Visualization

Abstract

On-chip caches represent a sizable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potential to increase power consumption. As feature sizes shrink, the dominant component of this power loss will be leakage. However, during a fixed period of time the activity in a cache is only centered on a small subset of the lines. This behavior can be exploited to cut the leakage power of large caches by putting the cold cache lines into a state preserving, low-power drowsy mode. Moving lines into and out of drowsy state incurs a slight performance loss. In this paper we investigate policies and circuit techniques for implementing drowsy caches. We show that with simple architectural techniques, about 80%-90% of the cache lines can be maintained in a drowsy state without affecting performance by more than 1%. According to our projections, in a 0.07um CMOS process, drowsy caches will be able to reduce the total energy (static and dynamic) consumed in the caches by 50%-75%. We also argue that the use of drowsy caches can simplify the design and control of low-leakage caches, and avoid the need to completely turn off selected cache lines and lose their state.