Boosting superpage utilization with the shadow memory and the partial-subblock TLB
Proceedings of the 14th international conference on Supercomputing
Encyclopedia of Computer Science
Exploitation of optical interconnects in future server architectures
IBM Journal of Research and Development - POWER5 and packaging
| Hi-index | 0.00 |
From the Publisher:PowerPC System Architecture describes the hardware architecture of PowerPC systems, providing a clear, concise explanation of the PowerPC specification, the template upon which all PowerPC processors are designed. The author provides a complete description of the specification for both the 32- and 64-bit implementations, including: supervisor privilege level facilities logical memory addresses I/O and memory-mapped I/O address translation for segments, pages, and blocks virtual paging interrupts The second half of the book examines the PowerPC 601 processor as an example, exploring how the processor fits, adheres to, and deviates from the PowerPC processor specification. In addition, a detailed discussion of the bus structure and transaction protocol used by the 60x processors is provided. If you design or test hardware or software that involves PowerPC systems, PowerPC System Architecture is an essential, time-saving tool.