Parallel Implementation of a Fast Third-Order Volterra Digital Filter

  • Authors:

  • Hercule Kwan;Sungbin Im;Edward J. Powers;Earl E. Swartzlander, Jr.

  • Affiliations:

  • Siemens Communication Devices, 2205 Grand Avenue Parkway, Austin TX 78728;Department of Information and Telecommunications Engineering, Soong Sil University, Seoul, Korea;Department of Electrical and Computer Engineering, University of Texas at Austin, Austin TX 78712;Department of Electrical and Computer Engineering, University of Texas at Austin, Austin TX 78712

  • Venue:
  • Journal of VLSI Signal Processing Systems
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper presents the parallel implementation and performance evaluationof a fast third-order Volterra digital filtering algorithm mapped ontoan AT&T DSP-3 parallel processor.Five different implementations are considered.A timing analysis of the parallel implementations is presented.Based on execution time measurement, we determine the important factorsaffecting the performance of the filtering algorithm.Reservation tables are used to illustrate the differentimplementations. Speed-up results indicate that the “time-skewing” implementationhas the highest throughput.An application to nonlinear communication channelequalization is also presented.