Implementing language support in high-level languages
IEEE Transactions on Software Engineering
Using different language levels for implementing fault-tolerant programs
Microprocessing and Microprogramming - Special issue short notes
Protection in an information processing utility
Communications of the ACM
The 80286 and 80287 Architecture
The 80286 and 80287 Architecture
Database Security and Integrity
Database Security and Integrity
A System Architecture for Software Fault Tolerance
Fehlertolerierende Rechensysteme / Fault-Tolerant Computing Systems, 3. Internationale GI/ITG/GMA-Fachtagung
The implementation of software fault tolerance in the intel 80286 processor
The implementation of software fault tolerance in the intel 80286 processor
Performance Impacts of Look-Ahead Execution in the Conversation Scheme
IEEE Transactions on Computers
Implementation of the Conversation Scheme in Message-Based Distributed Computer Systems
IEEE Transactions on Parallel and Distributed Systems
Using Petri Nets for the Design of Conversation Boundaries in Fault-Tolerant Software
IEEE Transactions on Parallel and Distributed Systems
Patterns for the secure and reliable execution of processes
Proceedings of the 15th Conference on Pattern Languages of Programs
| Hi-index | 0.01 |
The effect on software fault tolerance of hardware features such as hierarchical privilege levels (rings), the use of descriptors for memory protection, separated virtual address spaces, and ring crossings that enforce specific energy points is considered. A strategy that uses a separate programming layer, the recovery layer, to handle fault-tolerant aspects of process interactions is discussed. The recovery metaprogram (RPM) which monitors the run-time behavior of the application program and coordinates error detection, recovery, and reconfiguration, is examined, focusing on privilege levels, which provide protection against error propagation, RMP implementation, and conversations. The intel 80286 has been used as a sample implementation vehicle, but most of the discussion applies to any machine with a similar range of features. Extension to multiprocessor systems is indicated.