Architecture and Implementation of ICs for a DSC-HDTV Video Decoder System

  • Authors:

  • Obed Duardo;Scott C. Knauer;John N. Mailhot;Kalyan Mondal;Tommy C. Poon

  • Affiliations:

  • -;-;-;-;-

  • Venue:
  • IEEE Micro
  • Year:
  • 1992

Quantified Score

Hi-index 0.00

Visualization

Abstract

The architecture and implementation of the very-large-scale integrated (VLSI) video decoder subsystems in digital spectrum compatible high-definition television (DSC-HDTV) systems are discussed. The CMOS deformatter IC, which converts formatted data back to motion vectors, DCT coefficients, and coding parameters, and the motion compensator and inverse discrete transform IC, which reconstructs frames from the deformatter-decoded coefficients, are described.