A General-Purpose CMOS Associative Processor IC and System

Authors:
Charles D. Stormon;Nikos B. Troullinos;Edward M. Saleh;Abhijeet V. Chavan;Mark R. Brule;John V. Oldfield
Affiliations:
-;-;-;-;-;-
Venue:
IEEE Micro
Year:
1992

Citing 1
Cited 2

Contentaddressable Memories

Contentaddressable Memories

An associative architecture for genetic algorithm-based machine learning

Computer
Challenges of massive parallelism

IJCAI'93 Proceedings of the 13th international joint conference on Artifical intelligence - Volume 1

Quantified Score

Hi-index	0.00

Visualization

Abstract

An associative processor architecture that integrates the functionality of content-addressable memory (CAM), functional memory (FM), and associative parallel processors (APPs) in a single-chip architecture is described. The hardware design, environment and applications of the Coherent Processor, a microchannel memory device designed by combining 16 such chips, are discussed. It is shown that the processor's writable control store permits quick execution of application-specific microcoded operations.