Designing for Parallel Fuzzy Computing

Authors:
Giuseppe Ascia;Vincenzo Catania;Biagio Giacalone;Marco Russo;Lorenzo Vita
Affiliations:
-;-;-;-;-
Venue:
IEEE Micro
Year:
1995

Citing 3
Cited 2

VLSI fuzzy chip and inference accelerator board systems

Fuzzy logic for the management of uncertainty
Fuzzy logic, neural networks, and soft computing

Communications of the ACM
Fuzzy Inference and Fuzzy Inference Processor

IEEE Micro

Hardware implementation of intelligent systems

Hardware implementation of intelligent systems
Hardware implementation of a pipeline fuzzy controller and software tools

Fuzzy Sets and Systems - Featured Issue: Selected papers from ACIDCA 2000

Quantified Score

Hi-index	0.00

Visualization

Abstract

This article presents the design of a VLSI fuzzy processor which is capable of performing fuzzy inferences. An analysis of inference methods and their computational complexity has led to the definition of an inference technique which optimizes processing times. The results of this analysis also dictated our choice of the architecture for the processor. The main features of the architecture are: pre-processing of inferences to reduce the number of rules to be processed; parallel computation of the degree of activation of the active rules and scalability. The performance obtainable is in the order of 320KFLIPS (256 rule, 8 inputs, 2 output).