Design of an analog CMOS fuzzy logic controller chip

  • Authors:

  • Hamed Peyravi;Abdollah Khoei;Khayrollah Hadidi

  • Affiliations:

  • Microelectronics Research Laboratory, Urmia University, Urmia 57139, Iran;Microelectronics Research Laboratory, Urmia University, Urmia 57139, Iran and Department of Electrical Engineering, Urmia University, 57134 Urmia, Iran;Microelectronics Research Laboratory, Urmia University, Urmia 57139, Iran

  • Venue:
  • Fuzzy Sets and Systems - Fuzzy systems
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

We propose an analog fuzzy logic controller chip structure in 1.2 µm CMOS technology. It employs a new architecture for fuzzifier circuit that generates membership functions with a very suitable range and precision. These membership functions are simply tunable by setting some voltages on IC pins. Input has three membership functions and output is five singleton membership functions. Also, a novel defuzzifier circuit is used which occupies a small chip area. The controller is tested for two inputs, one output, and nine tunable fuzzy rules. The proposed architecture has an operation speed of 6.25 MFLIPS (6.25 × 106 fuzzy logic inference per second) and power consumption of 16.3 mW. The whole chip area is less than 0.7 mm2 which is very small. Simulation tests show a good functionality of controller in response to some inputs to confirm the success of the design. The application of the system to the synthesis of a second-order system in a feedback loop is also considered.