Very fast rate 2-input fuzzy processor for high energy physics

Authors:
Davide Falchieri;Alessandro Gabrielli;Enzo Gandolfi
Affiliations:
Physics Department, Bologna University, Viale Berti Pichat 6/2, 40127 Bologna, Italy;Physics Department, Bologna University, Viale Berti Pichat 6/2, 40127 Bologna, Italy;Physics Department, Bologna University, Viale Berti Pichat 6/2, 40127 Bologna, Italy
Venue:
Fuzzy Sets and Systems - Fuzzy systems
Year:
2002

Citing 6
Cited 4

Feature selection using expected attainable discrimination

Pattern Recognition Letters
Industrial Applications of Fuzzy Control

Industrial Applications of Fuzzy Control
A Two-Input, One-Output Bit-Scalable Architecture for Fuzzy Processors

IEEE Design & Test
A Fast Digital Fuzzy Processor

IEEE Micro
Design of novel two-layered fuzzy logic controller for plants with time-varying dead-zone and saturation characteristics

Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology
A fuzzy RISC processor

IEEE Transactions on Fuzzy Systems

Computationally efficient active rule detection method: Algorithm and architecture

Fuzzy Sets and Systems
Implementation of fuzzy logic controller in FPGA circuit for guiding electric wheelchair

ICAISC'12 Proceedings of the 11th international conference on Artificial Intelligence and Soft Computing - Volume Part II
Defuzzification block: New algorithms, and efficient hardware and software implementation issues

Engineering Applications of Artificial Intelligence
A multi-context processor for real-time concurrent tasks fuzzy reasoning

Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

The paper explains the design and the realization of a small size high-speed fuzzy processor. The processor goal is to give more flexibility to the front-end electronics for high-energy physics experiments. The chip can be applied as a general purpose data analyzer; particularly for analyzing and reducing on-line the data coming from detectors. The application of a fuzzy processor to this field allows rejecting redundant data in a very short time. The design of the fuzzy processor has been done using VHDL language; it is cell-based and has been implemented with Alcatel 0.35 µm CMOS VLSI technology. The chip architecture is pipelined with a clock frequency of 133 MHz; consequently the processing rate is 30 ns since only four active rules are processed. The chip size is 3 mm2 and the total power consumption is 200 mW with 3, 3 V of voltage supply.