Intermodule protocol for register transfer level modules: representation and analytic tools

  • Authors:
  • W. H. Huen;D. P. Siewiorek

  • Affiliations:
  • Illinois Institute of Technology;Carnegie-Mellon University

  • Venue:
  • ISCA '75 Proceedings of the 2nd annual symposium on Computer architecture
  • Year:
  • 1974

Quantified Score

Hi-index 0.00

Visualization

Abstract

A distinguishing feature of modular design from ad hoc design is the establishment of an intermodule protocol to which all modules adhere. The problem of representing and analyzing intermodule protocol for the control portion of register transfer level systems is outlined. An introduction to two existing graph models of computation indicates that existing register transfer level module sets are representable by various "token flow" models. A single model that is capable of representing the token flow models and some of its analytical properties are illustrated by example. Finally, three examples of deadlocks in existing modules sets are presented. These deadlocks were uncovered by the analytic properties of the new model. One example is due to incorrect interconnection of modules at the user level. The other two illustrate incorrect signaling conventions between modules necessitating a redesign of some modules.