Using Loop-Level Parallelism to Parallelize Vectorizable Programs

  • Authors:
  • Daniel M. Pressel;J. Sahu;K. R. Heavey

  • Affiliations:
  • -;-;-

  • Venue:
  • HIPS '01 Proceedings of the 6th International Workshop on High-Level Parallel Programming Models and Supportive Environments
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

One of the major challenges facing high performance computing is the daunting task of producing programs that will achieve acceptable levels of performance when run on parallel architectures. Although many organizations have been actively working in this area for some time, many programs have yet to be parallelized. Furthermore, some programs that were parallelized were done so for obsolete systems. These programs may run poorly, if at all, on the current generation of parallel computers. Therefore, a straightforward approach to parallelizing vectorizable codes is needed without introducing any changes to the algorithm or the convergence properties of the codes. Using the combination of loop-level parallelism, and RISC-based shared memory SMPs has proven to be a successful approach to solving this problem.