An Analytical Model for a Class of Architectures under Master-Slave Paradigm

Authors:
Yasemin Yalçinkaya;Trond Steihaug
Affiliations:
-;-
Venue:
HPCN Europe 2000 Proceedings of the 8th International Conference on High-Performance Computing and Networking
Year:
2000

Citing 2
Cited 0

LogP: towards a realistic model of parallel computation

PPOPP '93 Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming
Performance Evaluation and Modeling of the Fujitsu AP3000 Message-Passing Libraries

Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

We build an analytical model for an application utilizing master-slave paradigm. In the model, only three architecture parameters are used: latency, bandwidth and flop rate. Instead of using the vendor supplied or experimentally determined values, these parameters are estimated using the analytical model itself. Experimental results on Cray T3E and SGI Origin 2000 indicate that this simple model can give fair predictions.