Implementation and Results of Hypothesis Testing from the C3I Parallel Benchmark Suite

Authors:
Brain Van Voorst;Luiz Pires;Rakesh Jha;Mustafa Muhammad
Affiliations:
-;-;-;-
Venue:
IPPS '97 Proceedings of the 11th International Symposium on Parallel Processing
Year:
1997

Citing 1
Cited 1

Practical Algorithms for Selection on Coarse-Grained Parallel Computers

IPPS '96 Proceedings of the 10th International Parallel Processing Symposium

Application-Level Fault Tolerance as a Complement to System-Level Fault Tolerance

The Journal of Supercomputing - Special issue on embedded fault-tolerance systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the implementation of the hypothesis testing benchmark, one of ten kernels from the C3I (Command, Control, Communications and Intelligence) Parallel Benchmark Suite (C/sup 3/IPBS)/sup 1/. The benchmark was implemented and executed on a variety of parallel environments. This paper details the run times obtained with these implementations, and offers an analysis of the results.