Implementation of parallel graph algorithms on a massively parallel SIMD computer with virtual processing

Authors:
Tsan-sheng Hsu;Vijaya Ramachandran;Nathaniel Dean
Affiliations:
-;-;-
Venue:
IPPS '95 Proceedings of the 9th International Symposium on Parallel Processing
Year:
1995

Citing 0
Cited 3

A library of basic PRAM algorithms and its implementation in FORK

Proceedings of the eighth annual ACM symposium on Parallel algorithms and architectures
Evaluating Arithmetic Expressions Using Tree Contraction: A Fast and Scalable Parallel Implementation for Symmetric Multiprocessors (SMPs) (Extended Abstract)

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
Using PRAM Algorithms on a Uniform-Memory-Access Shared-Memory Architecture

WAE '01 Proceedings of the 5th International Workshop on Algorithm Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe our implementation, with virtual processing, of several parallel graph algorithms on a 16,384-processor MasPar MP-1. We present extensive test data on our code.