Verification of Synchronous Circuits by Symbolic Logic Simulation

• Authors:

• Randal E. Bryant

• Affiliations:

• -

• Venue:
• Workshop on Hardware Specification, Verification and Synthesis: Mathematical Aspects
• Year:
• 1989