Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors

Authors:
María Jesús Garzarán;Milos Prvulovic;Ye Zhangy;Josep Torrellas;Alin Jula;Hao Yu;Lawrence Rauchwerger
Affiliations:
-;-;-;-;-;-;-
Venue:
Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
Year:
2001

Citing 0
Cited 7

Leveraging cache coherence in active memory systems

ICS '02 Proceedings of the 16th international conference on Supercomputing
SmartApps: An Application Centric Approach to High Performance Computing: Compiler-Assisted Software and Hardware Support for Reduction Operations

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Architectural Support for Uniprocessor and Multiprocessor Active Memory Systems

IEEE Transactions on Computers
A localizing directory coherence protocol

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
Scaling performance of interior-point method on large-scale chip multiprocessor system

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
Speculative parallelization of partial reduction variables

Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization
Active memory controller

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Abstract: Modern architecture research relies heavily on detailed pipeline simulation. Simulating the full execution of an industry standard benchmark can take weeks to months to complete. To overcome this problem researchers choose a very small portion ...