Towards High-Level Specification, Synthesis, and Virtualization of Programmable Logic Designs (Research Note)

Authors:
Oliver Diessel;Usama Malik;Keith So
Affiliations:
-;-;-
Venue:
Euro-Par '02 Proceedings of the 8th International Euro-Par Conference on Parallel Processing
Year:
2002

Citing 5
Cited 0

CIRCAL and the representation of communication, concurrency, and time

ACM Transactions on Programming Languages and Systems (TOPLAS) - Lecture notes in computer science Vol. 174
Concurrency: state models & Java programs

Concurrency: state models & Java programs
Attacking the semantic gap between application programming languages and configurable hardware

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
PAM-Blox: High Performance FPGA Design for Adaptive Computing

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
JHDL - An HDL for Reconfigurable Systems

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

Current FPGA design flows do not readily support high-level, behavioural design or the use of run-time reconfiguration. Designers are thus discouraged from taking a high-level view of their systems and cannot fully exploit the benefits of programmable hardware. This paper reports on our advances towards the development of design technology that supports behavioural specification and compilation of FPGA designs and automatically manages FPGA chip virtualization.