A Parallel Permutation Multiplier for a PGM Crypto-chip

  • Authors:
  • Tamás Horváth;Spyros S. Magliveras;Tran van Trung

  • Affiliations:
  • -;-;-

  • Venue:
  • CRYPTO '94 Proceedings of the 14th Annual International Cryptology Conference on Advances in Cryptology
  • Year:
  • 1994

Quantified Score

Hi-index 0.00

Visualization

Abstract

A symmetric key cryptosystem, called PGM, based on logarithmic signatures for finite permutation groups was invented by S. Magliveras in the late 1970's. PGM is intended to be used in cryptosystems with high data rates. This requires exploitation of the potential parallelism in composition of permutations. As a first step towards a full VLSI implementation, a parallel multiplier has been designed and implemented on an FPGA (Field Programmable Gate Array) chip. The chip works as a co-processor in a DSP system. This paper explains the principles of the architecture, reports about implementation details and concludes by giving an estimate of the expected performance in VLSI.