Fast Hashing on the Pentium

  • Authors:
  • Antoon Bosselaers;René Govaerts;Joos Vandewalle

  • Affiliations:
  • -;-;-

  • Venue:
  • CRYPTO '96 Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract

With the advent of the Pentium processor parallelization finally bccarne available to Intel based computer systems. One of the design principles of the MD4-family of hash functions (MD4, MD5, SHA-1, FLIPEMD-160) is to be fast on the 32-bit Intel processors. This paper shows that carefully coded implementations of these hash functions are able to exploit the Pentium's superscalar architecture to its maximum effect: the performance with respect to execution on a non-parallel architecture increases by about 60%. This is an important result in view of the recent claims on the limited data bandwidth of these hash functions. Moreover, it is conjectured that these implementations are very close to optimal. It will also be shown that the performance penalty incurred by non-cached data and endianness conversion is limited, and in the order of 10% of running time.