Preventing Instantiation Errors and Loops for Logic Programs with Multiple Modes Using block Declarations

  • Authors:
  • Jan-Georg Smaus;Patricia M. Hill;Andy King

  • Affiliations:
  • -;-;-

  • Venue:
  • LOPSTR '98 Proceedings of the 8th International Workshop on Logic Programming Synthesis and Transformation
  • Year:
  • 1998

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper presents several verification methods for logic programs with delay declarations. It is shown how type and instantiation errors related to built-ins can be prevented, and how termination can be ensured. Three features are distinctive of this work: it is assumed that predicates can be used in several modes; it is shown that block declarations, which are a very simple delay construct, are sufficient to ensure the desired properties; the selection rule is taken into account, assuming it to be the rule of most Prolog implementations. The methods can be used both to verify existing programs and to assist in writing new programs.