ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
Designing the M·CORETM M3 CPU Architecture
ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
| Hi-index | 0.00 |
The Multi-process DSP architecture (MDSP) is presented and evaluated for high-performance low-power embedded processors. The proposed architecture extends the standard control-flow DSP architecture with simple data-flow primitives. Such primitives are used to generate concurrent processes at run-time, which independently generate and consume data without accessing the instruction flow. We have evaluated the MDSP proposal by designing an asynchronous DSP core, since previous studies showed it to be better suited as an implementation technique. The experiment showed interesting improvements in overall performance and external device management compared to the current commercially available DSP cores. It also showed good scalability and compiler-friendliness with respect to alternative approaches.