Design of a Multi-layer Bandwidth Broker Architecture

Authors:
George A. Politis;Petros Sampatakos;Iakovos S. Venieris
Affiliations:
-;-;-
Venue:
INTERWORKING '00 Proceedings of the 5th IFIP TC6 International Symposium on Next Generation Networks, Networks and Services for the Information Society
Year:
2000

Citing 5
Cited 3

Supporting real-time applications in an Integrated Services Packet Network: architecture and mechanism

SIGCOMM '92 Conference proceedings on Communications architectures & protocols
Design patterns: elements of reusable object-oriented software

Design patterns: elements of reusable object-oriented software
MPLS and traffic engineering in IP networks

IEEE Communications Magazine
Implementing integrated and differentiated services for the Internet with ATM networks: a practical approach

IEEE Communications Magazine
The complementary roles of RSVP and differentiated services in the full-service QoS network

IEEE Communications Magazine

Evaluation of an Algorithm for Dynamic Resource Distribution in a Differentiated Services Network

ICN '01 Proceedings of the First International Conference on Networking-Part 1
Supporting QoS for Legacy Applications

ICN '01 Proceedings of the First International Conference on Networking-Part 2
A framework to mobility and interactivity for convergent technologies

MIV'05 Proceedings of the 5th WSEAS international conference on Multimedia, internet & video technologies

Quantified Score

Hi-index	0.02

Visualization

Abstract

Internet is widely known for lacking any kind of mechanism for the provisioning of Quality of Service guarantees. The Internet community concentrates its efforts on the Bandwidth Broker architecture towards this problem. This paper presents a design model of a multi-layer Bandwidth Broker architecture that introduces a Resource Control Layer, which is divided into two sub-layers. The upper one is responsible for the overall network administration, while the lower one performs per-flow policy-based admission control. The design models, the mechanisms, and algorithms adopted in this architecture will be delineated.