HPSm, a high performance restricted data flow architecture having minimal functionality
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
HPS, a new microarchitecture: rationale and introduction
MICRO 18 Proceedings of the 18th annual workshop on Microprogramming
| Hi-index | 0.00 |
HPSm is a single-chip microarchitecture designed and implemented at the University of California to achieve high performance. The approach is to exploit both vertical and horizontal concurracy in the microarchitecture. Experiments have been conducted to demonstrate the effectivenese of HPSm as compared is a popular single-chip microarchitecture, the Berkeley RISC/SPUR. Evaluations have been done with both central intensive and hosting point intensive benchmarks. For both types of benchmarks, we show that the HPSm microarchitecture achieves significant speedup ever the RISC/SPUR microarchitecture implemented with the same fabrication technology.