A Novel Field Programmable Gat Array Architecture for High Speed Arithmetic Processing

Authors:
N. L. Miller;Steven F. Quigley
Affiliations:
-;-
Venue:
FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
Year:
1998

Citing 0
Cited 2

An FPGA architecture with enhanced datapath functionality

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Improving FPGA performance for carry-save arithmetic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract