Implementing Converters in FPLD

  • Authors:
  • Alfredo Sanz;José I. García-Nicolás;Isidoro Urriza

  • Affiliations:
  • -;-;-

  • Venue:
  • FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes a new technology to implement AD and DA converters using digital FPLD and few external components. To explain this technology we present two example designs; a new broadband modem mixedsignal front end (MxFE) and a narrow band modem both for Power Line Communications (PLC). The key point of this technology is the use of digital output as voltage or current source and passive RLC network to implement continuous time multi-bit sigma-delta converter architecture. The DAC uses mismatch-shaping and multi-bit modulator. The ADC is high-order single-bit continuous time modulator. The quantizer used to implement the ADC is a low cost ultrafast single supply comparator and few external components.