Building Custom FIR Filters Using System Generator

  • Authors:
  • James Hwang;Jonathan Ballagh

  • Affiliations:
  • -;-

  • Venue:
  • FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

System Generator is a high level design tool well suited to creating custom DSP data paths in FPGAs. While providing a high level abstraction of an FPGA circuit, it can be used to build designs comparable to hand crafted implementations in terms of area and performance. In this paper we use a MAC-based FIR filter design example to demonstrate the interplay between mathematical abstraction and hardware-centric considerations enabled by System Generator. We demonstrate how an algorithm can be efficiently mapped onto FPGA resources and present the hardware results of several System Generator FIR filter implementations.