Joint Hardware / Software Design of a Fast Stream Cipher

  • Authors:
  • Craig S. K. Clapp

  • Affiliations:
  • -

  • Venue:
  • FSE '98 Proceedings of the 5th International Workshop on Fast Software Encryption
  • Year:
  • 1998
  • Slide Attacks

    FSE '99 Proceedings of the 6th International Workshop on Fast Software Encryption

Quantified Score

Hi-index 0.00

Visualization

Abstract

We explore the problem of designing a stream cipher that is fast in software yet may be efficiently implemented in hardware. We show that a keystream generator built as a word-wide non-linear-feedback shift register can offer both a high degree of parallelism and the hardware simplicity and flexible security of an iterated design. WAKE-ROFB is shown to be an example of this topology. A modified non-linear mixing function is proposed for WAKE-ROFB which makes it better suited to hardware implementation. The high degree of parallelism allows efficient implementation on processors having instruction-level parallelism, and leads naturally to high-speed pipelined hardware implementations. The recommended variant runs at 340 Mbps on a 266MHz Pentium II and 270 Mbps on a 100MHz TriMedia VLIW CPU, while a 2000 gate hardware implementation of the same cipher achieves 200 Mbps from a 50MHz clock. A higher speed variant achieves 600 Mbps, 340 Mbps and 400 Mbps respectively with some loss of security, while needing slightly less hardware.